V62/04712-01YE

Enhanced Product 3.3-V Abt 16-Bit Transparent D-Type Latches With 3-State Outputs

Manufacturer：

Luminary Micro/Texas Instruments

copy

Manufacturer NO：

V62/04712-01YE

copy

Product SN：

10484-V62/04712-01YE

copy

Package/Case：

SSOP (DL)-48

copy

Manufacturer Lead Time：

copy

Datasheet:

V62/04712-01YE Datasheet PDF

copy

Detailed Descripition：

Bus-hold, Flow-through pinout, Over-voltage tolerant inputs, Partial power down (Ioff), Power up 3-state, Ultra high speed (tpd <5ns)

copy

Product Application Field：None

0 In Stock

Finding Goods Through Sales

Want the lower wholesale price? Please send RFQ, we will respond immediately

Customer Reference

Quantity

Product price

Qty

Unit Price

Ext Price

1000

$2.208

$2208

For more V62/04712-01YE prices, contact customer service to get a discount!

Documents & Media

Datasheets PDF V62/04712-01YE Datasheet PDF

Product Description

The SN74LVTH16373 is a 16-bit transparent D-type latch with tri-state outputs designed for low-voltage (3.3 V) V_CC operation, but with the capability to provide a TTL interface to a 5-V system environment.

This device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. This device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

Controlled Baseline
- One Assembly/Test Site, One Fabrication Site
Enhanced Diminishing Manufacturing Sources
(DMS) Support
Enhanced Product-Change Notification
Qualification Pedigree⁽¹⁾
Member of the Texas Instruments Widebus™ Family
State-of-the-Art Advanced BiCMOS Technology
(ABT) Design for 3.3-V Operation and Low Static-
Power Dissipation
Supports Mixed-Mode Signal Operation (5-V Input
and Output Voltages With 3.3-V V_CC)
Supports Unregulated Battery Operation Down to
2.7 V
Typical V_OLP (Output Ground Bounce) < 0.8 V
at V_CC = 3.3 V, T_A = 25°C
I_off and Power-Up Tri-State Support Hot Insertion
Bus Hold on Data Inputs Eliminates the Need for
External Pullup/Pulldown Resistors
Distributed V_CC and GND Pins Minimize High-
Speed Switching Noise
Flow-Through Architecture Optimizes PCB Layout
Latch-Up Performance Exceeds 500 mA Per
JESD 17
ESD Protection Exceeds JESD 22
- 4000-V Human Body Model (A114-A)
- 200-V Machine Model (A115-A)